



INVESTOR IN PEOPLE

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

**CERTIFIED COPY OF  
PRIORITY DOCUMENT**


Signed

Dated 8 April 2004

**THIS PAGE BLANK (USPTO)**

# Patents Form 1/77

## Request for grant of a patent



The Patent Office  
Cardiff Road  
Newport  
NP9 1RH

01JUL03 E819204-1 002846  
P01/7700 0.00-0315350.9

1. Your Reference **IMR/CEE/Y1380**

2. Application number **0315350.9**

3. Full name, address and postcode of the or each Applicant  
Country/state of incorporation (if applicable)

**Transitive Limited  
5th Floor Alder Castle  
10 Noble Street  
London  
EC2V 7QJ**

**Incorporated in: United Kingdom**

**0866 4211001**

4. Title of the invention **Method and Apparatus for the Emulation of High Precision Floating Point Instructions**

5. Name of agent **APPLEYARD LEES**

Address for service in the UK to which all correspondence should be sent

**15 CLARE ROAD  
HALIFAX  
HX1 2HY**

Patents ADP number **190001**

6. Priority claimed to: Country Application number Date of filing

7. Divisional status claimed from: Number of parent application Date of filing

8. Is a statement of inventorship and of right to grant a patent required in support of this application? **YES**

9. Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form

Description	19 ✓
Claim(s)	3 ✓
Abstract	1 ✓ <i>in</i>
Drawing(s)	2 + 2 ✓

10. If you are also filing any of the following, state how many against each item


Priority documents	-
Translation of priority documents	-
Statement of inventorship and right to grant a patent (PF 7/77)	-
Request for a preliminary examination and search (PF 9/77)	-
Request for substantive examination (PF 10/77)	-
Any other documents (please specify)	-

11.

We request the grant of a patent on the basis of this application.  
Signature Date

**APPLEYARD LEES**

**27 June 2003**



12. Contact

**Ian Robinson- 01422 330110**

## METHOD AND APPARATUS FOR THE EMULATION OF HIGH PRECISION FLOATING POINT INSTRUCTIONS

The subject invention relates generally to the field  
5 of computers and computer software and, more particularly,  
to an apparatus and method for emulating high precision  
floating point instructions.

Floating point notation is widely used in digital data  
10 processing devices, such as microprocessors, to represent  
a much larger range of numbers than can be represented in  
regular binary notation. Various types of floating point  
notations are used. Typically, a floating point number has  
a sign bit (s), followed by an exponent field (e) and a  
15 mantissa field.

Microprocessors typically contain and work together  
with floating point units (FPU) to perform operations,  
such as addition and subtraction, on floating point  
20 numbers. FPUs have the ability to support complex  
numerical and scientific calculations on data in floating  
point format. In order to add or subtract floating point  
numbers, the decimal points must be aligned. The process  
is equivalent to addition or subtraction of base ten  
25 numbers in scientific notation. Generally, the FPU  
performs operations on the exponents and mantissas of the  
values in order to align the decimal points.

Once the decimal points are aligned, the mantissas can  
30 be added or subtracted in accordance with the sign bits.  
The result may need to be normalized, or left shifted, so  
that a one is in the most significant bit position of the  
mantissa. The result may also be rounded. Many different

representations can be used for the mantissa and exponent themselves, where IEEE Standard 754, entitled "IEEE Standard for Binary Floating point Arithmetic (ANSI/IEEE Std 754-1985), provides a standard used by many CPUs and  
5 FPU's which defines formats for representing floating point numbers, representations of special values (e.g., infinity, very small values, NaN), exceptions, rounding modes, and a set of floating point operations that will work identically on any conforming system. The IEEE 754  
10 Standard further specifies the formats for representing floating point values with single-precision (32-bit), double-precision (64-bit), single-extended precision (up to 80-bits), and double-extended precision (128-bit).

15 Most microprocessors also typically include integer units for performing integer operations. An integer unit is typically provided to perform integer operations, such as addition and subtraction. While integer units are common in microprocessors, floating point arithmetic  
20 performed using integer operations is much more costly than the equivalent floating point operations. Thus, most microprocessor utilize a combination of FPU's and integer units to perform necessary calculations. The precision capable of being achieved in such calculations is  
25 determined by the actual architecture of the FPU and integer unit hardware associated with the microprocessor.

Across the embedded and non-embedded CPU market, one finds predominant Instruction Set Architectures (ISAs) for  
30 which large bodies of software exist that could be "Accelerated" for performance, or "Translated" to a myriad of capable processors that could present better cost/performance benefits, provided that they could

transparently access the relevant software. One also finds dominant CPU architectures that are locked in time to their ISA, and cannot evolve in performance or market reach and would benefit from "Synthetic CPU" co-architecture.

It is often desired to run program code written for a computer processor of a first type (a "subject" processor) on a processor of a second type (a "target" processor). Here, an emulator or translator is used to perform program code translation, such that the subject program is able to run on the target processor. The emulator provides a virtual environment, as if the subject program were running natively on a subject processor, by emulating the subject processor. The precision of the calculations which can be performed on the values of the subject program have conventionally been limited by the hardware architecture of the target processor.

According to the present invention there is provided an apparatus and method as set forth in the appended claims. Preferred features of the invention will be apparent from the dependent claims, and the description which follows.

25

The following is a summary of various aspects and advantages realizable according to various embodiments of the improved architecture for program code conversion according to the present invention. It is provided as an introduction to assist those skilled in the art to more rapidly assimilate the detailed discussion of the invention that ensues and does not and is not intended in

any way to limit the scope of the claims that are appended hereto.

In particular, the inventors have developed an improved method and apparatus for expediting program code conversion, particularly useful in connection with an emulator which emulates subject program code on a target machine where the subject machine base operands possess a different precision than the target machine. More particularly, a high precision floating point emulator is provided for the emulation of subject program code instructions having a higher precision than that supported by the target machine architecture by utilizing intermediate calculations having values with a higher precision than that supported by the target machine.

For a better understanding of the invention, and to show how embodiments of the same may be carried into effect, reference will now be made, by way of example, to the accompanying diagrammatic drawings in which:

Figure 1 shows a computing environment including subject and target processor architectures; and

Figure 2 is an operational flow diagram that describes an example of the high precision floating point emulation performed in accordance with a preferred embodiment of the present invention.

The following description is provided to enable any person skilled in the art to make and use the invention and sets forth the best modes contemplated by the inventors of carrying out their invention. Various



modifications, however, will remain readily apparent to those skilled in the art, since the general principles of the present invention have been defined herein specifically to provide an improved high precision  
5 floating point emulation apparatus.

Referring to Figure 1, an example computing environment is shown including a subject computing environment 1 ("subject machine 1" and a target computing  
10 environment 2 ("target machine 2"). In the subject machine 1, subject code 10 is executable natively on a subject processor 12. The subject processor 12 includes a set of subject registers 14. Here, the subject code 10 may be represented in any suitable language with intermediate  
15 layers (e.g., compilers) between the subject code 10 and the subject processor 12, as will be familiar to a person skilled in the art.

It is desired to run the subject code 10 on the target  
20 machine 2, which provides a target processor 22 using a set of target registers 24. These two processors 12 and 22 may be inherently non-compatible, such that these two processors use different instruction sets. The target processor 22 includes a floating point unit 28 for  
25 computing floating point operations and an integer unit 26 for performing integer operations. The floating point unit 28 and the integer unit 26 may comprise any of a wide variety of types of hardware units, as known to those skilled in the art, where the floating point unit 28 is  
30 preferably IEEE 754 Standard compatible floating point hardware.

The two processors 12 and 22 may operate with different levels of accuracy and precision depending upon their particular architectures as well as the hardware designs of their respective floating point unit 28 and the integer unit 26. Hence, a floating point emulator 20 is provided in the target machine 2, in order to emulate high precision instructions from the subject code 10 in the target computing environment 2. High precision refers to a level of precision which is higher than that provided by the target machine 2, where the base operands in instructions of the subject program code have a higher precision than that supported by the target machine. The floating point emulator 20 provides for a higher level of precision during calculations than the target architecture 2 could otherwise provide, thus providing a higher level of accuracy in the emulated instructions.

The floating point emulator 20 is preferably a software component, i.e., a compiled version of the source code implementing the emulator, run in conjunction with an operating system running on the target processor 22, typically a microprocessor or other suitable processing device. It will be appreciated that the structure illustrated in FIG. 1 is exemplary only and that, for example, software, methods and processes according to the invention may be implemented in code residing within or beneath an operating system.

Referring now to FIG. 2, an operational flow diagram of a method of performing high precision floating point emulation in accordance with a preferred embodiment of the present invention is illustrated. The high precision floating point emulation algorithm described hereafter

refers to a single embodiment of the invention that provides for the emulation of high precision floating point accumulated instructions, while it is understood that the floating point emulator 20 is capable of  
5 emulating any types of instructions where the subject machine 1 base operands are at a different precision than the target machine 2. For example, the floating point emulator 20 would allow the emulation of the addition of two double precision values, such as a subject machine's  
10 Double(x) + Double(y) operation, on a target machine 2 that only supports single precision floating point operations. With this understanding and for ease of discussion, the high precision floating point emulation algorithm will be described hereafter with reference to  
15 the emulation of high precision floating point accumulated instructions of the form:

$$d = \pm (a * b \pm c)$$

20 where a, b, c and d are operands which can be expressed as floating point numbers. High precision as referred to in this description means any precision which is higher than that provided by the target machine 2. For instance, if the target architecture supports IEEE Standard 754 double-  
25 precision floating point values, then high precision would refer to any values having a higher precision than double-precision floating point values. It should be noted that the floating point emulator 20 only calculates the intermediate values of the accumulated instructions at  
30 high precision, and the operands themselves and the result are not at high precision.

The high precision floating point algorithm embodied in FIG. 2 utilizes standard integer techniques to perform the calculation of the accumulated instructions in stages, where, at the end of each stage, the intermediate values are tested at runtime to ascertain whether the intermediate values have reached a point at which the hardware (i.e., the target processor 22, integer unit 26, and floating point unit 28) of the target machine 2 has enough precision to finish the calculation without loss of accuracy. To achieve this, the high precision floating point algorithm performed floating point emulator 20 works in combination with an integer unit 26 and an IEEE754 compatible floating point hardware unit 28.

A wide number of integer techniques for performing floating point emulation are known to those skilled in the art, where the high precision floating point algorithm of the preferred embodiment described herein accelerates the process by using floating point hardware, namely floating point unit 28. These process accelerations are referred to as fast exit points hereinafter, because they exit the testing routine performed at runtime to determine if the intermediate values are at a level such that the target architecture 2 has enough precision to finish the calculation without loss of accuracy and the hardware of the target architecture 2 is immediately used to perform the necessary calculations.

#### *Fast Exit Points*

The floating point emulator 20 begins the high precision floating point algorithm when a floating point accumulated instructions of the form:  $d = \pm (a * b \pm c)$  is

encountered in step 200. It is determined in step 202 if any of the three input operands (a, b, c) can be considered a special value, where a special value is defined to be zero, infinity or NAN (not a number). In each of these special cases, there is a known result as dictated by the IEEE Standard 754 that all compatible hardware will produce regardless of precision and hence there is no need for expensive integer emulation. Thus, there is a fast exit point for any identified special operands to perform the calculation using the target architecture's floating point unit 28 in step 204.

If none of the operands (a, b, c) are special, it is next determined in step 206 whether the exponent for the result of the multiplication (a\*b) overlaps with the exponent of operand c. Two values will overlap if the addition/subtraction of the significant digits of the two values yields a result different from each of the two values. In this context, non-overlapping refers to the fact that either a\*b or c is so large as to make the other insignificant. By way of example, in the situation where a particular FPU is only capable of representing 3 significant digits. If the value 3.10 is added to the value to 0.01, then it can be seen that both values are important to the result, i.e., performing the addition will yield a result different to the sources and the sources thus overlap. Contrarily, for the same FPU only capable of representing 3 significant digits, if the value 310 is added to the value 0.01, the result when using 3 significant figures is 310. Thus, in this situation the result is the same as the first source and the two values did not overlap

When the two values fail to overlap, the addition of the values is not required. Thus, if the exponent for the result of the multiplication ( $a*b$ ) does not overlap with the exponent of operand  $c$ , then the floating point algorithm determines that the addition/subtraction is not required and another fast exit point is provided where the calculation can be performed using the target machine 2's FPU 28 in step 204. It should be noted that thresholds for determining whether two values overlap can either be variably selected or thresholds set by formats well-known to those skilled in the art can be utilized, such as the IEEE Standard 754 floating point double-precision format.

When the exponents of the result of ( $a*b$ ) and  $c$  do overlap, the mantissa for the result of the multiplication ( $a*b$ ) is calculated in step 208 in order to establish how much precision is required by the mantissa. It is determined in step 210 whether the result of the multiplication ( $a*b$ ) requires more mantissa bits than is provided by the FPU 28 of the target machine 2. For example, when the FPU 28 is capable of handling double-precision numbers, it is known that operands containing 52 mantissa bits are utilized for double-precision values. If the number of bits required by the mantissa( $a*b$ ) is less than or equal to the number of mantissa bits capable of being handled by the FPU 28 (e.g., 52 bits in the case of double-precision numbers), then the FPU 28 has sufficient precision to perform the calculation. Thus, if the mantissa( $a*b$ ) requires no more mantissa bits than are provided for by the FPU 28, another fast exit point is provided and the result is calculated using the target architecture's FPU 28 in step 204. In the determination made in step 210, the precision is determined by comparing

the spread of the mantissa, namely the number of bit positions between the most and least significant set bits.

When the mantissa( $a*b$ ) requires more bits than  
5 provided by the FPU 28, the full calculation of  $a*b$  is completed using the integer unit 26 in step 212. At this point, the high precision floating point algorithm calculates the  $\pm$ mantissa( $a*b$ )  $\pm$  mantissa( $c$ ) in step 214. A determination is made in step 216 whether the resulting  
10 mantissa is equal to zero, where upon another fast exit point can be created to use the target architecture 2's most efficient mechanism, namely the FPU 28, to set the final result to 0.0 in step 218. Thus, this fast exit point is only valid when the mantissa( $a*b$ ) and the  
15 mantissa( $c$ ) are subtracted from one another to yield a resulting mantissa equal to zero. This removes the need to calculate the final exponent and also bypasses any expensive rounding. However, if the final resulting mantissa is not equal to zero, then the remaining parts of  
20 the calculation of  $a*b + c$  must be calculated using the integer unit 26 in step 220.

The various fast exit point provided in the high precision floating point algorithm described above provide  
25 for faster and more efficient emulation of accumulated instructions by maximizing the use of the FPU 28 for performing floating point arithmetic. By implementing the high precision floating point algorithm of the preferred embodiment, accumulated instructions are calculated at a  
30 higher precision than the operands capable of being handled by the target architecture, resulting in accumulated instructions effectively being calculated with greater precision. If the intermediate result is twice

the precision of the sources, then the accumulated instructions can be calculated to an infinite precision (i.e., no loss of accuracy).

5 For the purposes of illustrating the steps performed by the floating point emulator 20 in implementing the above-described high precision floating point algorithm, the following example is provided without any intention by the inventors of the present invention to limit the scope  
10 of their invention to the described example.

This example utilizes an accumulated instruction having three IEEE Standard 754 double precision floating point values for operands (a, b, c). The IEEE Standard  
15 754 standard dictates that a double-precision floating point value is 64 bits wide, including 1 sign bit, an 11-bit exponent, and a 52-bit mantissa). The example uses the definitions in the following legend:

#### Legend

a, b, c	the input operands
a*b, a*b-c	the intermediate operands
sign(x)	the sign part of the operand x, represented as a Boolean value
exp(x)	the exponent part of operand x, represented as an integer
man(x)	the mantissa part of the operands x including the implied one, represented as a larger integer
FPU(x)	calculate x using the targets floating point unit 28 and exit. These are indicative of a fast exit point.
sub(x,y)	x-y
mul(x,y)	x*y
shift_right(x,y)	Shift x y places to the right

20

In this example, large means larger than that provided by the hardware of the target architecture. The last



three operations in the legend are represented as functions as they operate on large integers.

The pseudo-code for the high precision floating point algorithm for the accumulated instruction fmsub (i.e.,  $a * b - c$ ) is as follows. Initially, it is determined if any of the operands are special to apply an early exit:

```

10      -----
      If (a or b or c) == ( $\pm$ infinity or 0.0 or NAN)
          FPU( $a*b - c$ )
      EndIf
      -----

```

15 When the operands are not special, it must then be determine whether to apply a different early exit by determining if the subtraction operation is significant, i.e., it has an effect on the final result within the required emulation accuracy or SMA (Subject Machine Accuracy).

Considering  $(a*b) - c$ , the subtraction would not be significant for the following two cases:

- i)  $(a*b) - c == (a*b) : \text{SMA}$
- 25 ii)  $(a*b) - c == -c : \text{SMA}$

The particular emulation must be taken into account to determine whether accuracy of the SMA is similar to that of the Target Machine Accuracy (TMA). For instance, for 30 the PPC-P4 emulation, it follows that if the subtract operation is insignificant in SMA then it is also insignificant in TMA.

A quick and efficient way to test for significance is to test for the mere possibility of the subtract operation affecting the result within the greater SMA. If it is determined that the result does not change within SMA, the calculation can be performed natively in TMA without precision loss. However, if there is a chance that the subtract operation could change the result in a change in SMA, the emulation performed by the high precision floating point algorithm continues.

10

For subtraction, the operand with the lower exponent is first shifted to make its exponent the same as the larger exponent. The mantissas are then subtracted and the exponent remains the same. For the operand with the lower exponent, the initial exponent shift upwards results in the mantissa being shifted downwards. If this results in a zero mantissa then the subtract operation is not significant. A zero mantissa will be produced if the exponent needs to be raised more than the number of bits of accuracy in the mantissa. Thus,

```

-----
if ((higherExp - lowerExp) > Mantissa Bits)
    Subtraction not significant
else
    Subtraction possibly significant
fi
-----

```

25

30 Considering the PPC instruction, fmsub,  $(a*b) - c$ , the intermediate result of the multiply is accurate to 106 mantissa bits and the final result of the subtraction is accurate to 53 mantissa bits. Therefore  $a*b$  has a maximum 106 mantissa bits and  $c$  has a maximum 53 mantissa bits.

For PPC, the above pseudo code now becomes:

```

-----
5      if(exp(a*b) > exp(c))
          if(exp(a*b) - exp(c) > 53)
              // Subtraction not significant, take fast exit
              FPU(a*b -c)
          else
              // Subtraction possibly significant, continue emulation
10      fi
      else // exp(a*b) <= exp(c)
          if(exp(c) - exp(a*b) > 106)
              // Subtraction not significant, take fast exit
              FPU(a*b -c)
15      else
              // Subtraction possibly significant, continue emulation
          fi
      fi
-----

```

20

The calculation of  $\exp(a*b)$  involves the quick addition,  $\exp(a) + \exp(b)$ . This fast exit check can therefore be done before the expensive SMA multiplication of  $a$  and  $b$ . The mantissa of  $a*b$  is then calculated:

25

```

-----
man(a*b) = mul(man(a), man(b))
-----

```

30 It is known that a double-precision floating point value has 52 bits for its mantissa (plus the implied 1), thus  $\text{man}(x)$  is 53 bits wide. The result of the multiplication will therefore be a maximum of 106 bits wide. It is then determined if the extra precision is  
35 required by examining the spread of the resulting mantissa. If this mantissa would fit within a float double (i.e., 53bits including the implied one), then the

extra precision is not required. This is tested by checking to see if the bottom 53bits of the resulting mantissa were used.

```

5      -----
      If ((man(a*b) & 0x1ffffffff) == 0)
          FPU(a*b - c)
      EndIf

10     exp(a*b) = exp(a) + exp(b)
      sign(a*b) = sign(a) xor sign(b)
      -----

```

It is now necessary to align a\*b and c, in order to perform the subtraction.

```

      -----
      If (exp(a*b) > exp(c))
          shift_right(man(c), exp(a*b) - exp(c))
          exp(a*b-c) = exp(a*b)
20     Else
          shift_right(man(a*b), exp(c) - exp(a*b))
          exp(a*b-c) = exp(c)
      EndIf

25     If (man(a*b) > man(c))
          sub(man(a*b), man(c))
          sign(a*b-c) = sign(a*b)
      Else
30     sub(man(c), man(a*b))
          sign(a*b-c) = sign(c)
      EndIf
      -----

```

35 The resulting mantissa is then checked to see if it equals zero

```
-----  
If (man(a*b-c) == 0)  
    FPU(0.0)  
EndIf  
-----
```

5

At this point, emulation has either exited via a fast exit point or it has been determined that the full precision is required. The result sign, exponent and  
10 mantissa have all been calculated, where the only operation remaining is to convert the result into the subject machine's floating point format, which involves aligning the result and rounding.

15 As can be seen from the foregoing, an emulator described in the various embodiments above provide for the high precision emulation of subject program code on a target machine where the subject machine base operands possess a different precision than the target machine.  
20 Moreover, the emulation of subject program code instructions having a higher precision than that supported by the target machine architecture is provided by utilizing intermediate calculations having values with a higher precision than that supported by the target  
25 machine.

The different structures of the high precision floating point emulation apparatus and method of the present invention are described separately in each of the  
30 above embodiments. However, it is the full intention of the inventors of the present invention that the separate aspects of each embodiment described herein may be combined with the other embodiments described herein. Those skilled in the art will appreciate that various

adaptations and modifications of the just ~ described preferred embodiment can be configured without departing from the scope and spirit of the invention. Therefore, it is to be understood that, within the scope of the appended  
5 claims, the invention may be practiced other than as specifically described herein.

Although a few preferred embodiments have been shown and described, it will be appreciated by those skilled in  
10 the art that various changes and modifications might be made without departing from the scope of the invention, as defined in the appended claims.

Attention is directed to all papers and documents  
15 which are filed concurrently with or previous to this specification in connection with this application and which are open to public inspection with this specification, and the contents of all such papers and documents are incorporated herein by reference.

20 All of the features disclosed in this specification (including any accompanying claims, abstract and drawings), and/or all of the steps of any method or process so disclosed, may be combined in any combination,  
25 except combinations where at least some of such features and/or steps are mutually exclusive.

Each feature disclosed in this specification (including any accompanying claims, abstract and drawings)  
30 may be replaced by alternative features serving the same, equivalent or similar purpose, unless expressly stated otherwise. Thus, unless expressly stated otherwise, each

feature disclosed is one example only of a generic series of equivalent or similar features.

The invention is not restricted to the details of the  
5 foregoing embodiment(s). The invention extends to any  
novel one, or any novel combination, of the features  
disclosed in this specification (including any  
accompanying claims, abstract and drawings), or to any  
novel one, or any novel combination, of the steps of any  
10 method or process so disclosed.

## Claims

1. A method of performing high precision emulation of  
5 instructions in program code for a subject machine on a  
target machine, comprising:

applying a floating point emulation algorithm to  
determine if operands in instructions of the program code  
10 for the subject machine require a different precision than  
provided for by the target machine;

performing intermediate calculations on the operands  
of the instructions at a higher precision than the  
15 precision supported by the target machine;

utilizing floating point hardware on the target  
machine to perform calculations on the operands of the  
instructions when it is determined based upon the  
20 intermediate calculations that the target machine provides  
sufficient precision for the calculations required by the  
instructions; and

utilizing integer hardware on the target machine to  
25 perform calculations not selected to be performed on the  
floating point hardware.

2. The method of claim 1, wherein the instructions  
are floating point accumulated instructions of the form:

30

$$d = \pm(a*b \pm c),$$



wherein a, b, c and d are operands expressible as floating point numbers.

3. The method of claim 2, further comprising  
5 identifying whether any of the operands (a, b, or c) are identified as special operands being equal to either zero, infinity, or NaN (not a number), wherein the floating point hardware is utilized to calculate the result of the accumulated instructions when any of the operands (a, b,  
10 or c) are identified as special operands.

4. The method of claim 2, further comprising determining whether the exponent for the result of the multiplication of (a\*b) overlaps with the exponent of c,  
15 wherein the floating point hardware is utilized to calculate the result of the accumulated instructions when the exponent for the result of the multiplication of (a\*b) fails to overlap with the exponent of c.

20 5. The method of claim 2, further comprising determining whether the mantissa for the result of the multiplication (a\*b) requires more mantissa bits than provided for by the floating point hardware, wherein the floating point hardware is utilized to calculate the  
25 result of the accumulated instructions when the result of the multiplication (a\*b) does not require more mantissa bits than provided for by the floating point hardware.

6. The method of claim 2, further comprising  
30 computing the full calculation of a\*b using the integer hardware when mantissa for the result of the multiplication (a\*b) requires more mantissa bits than provided for by the floating point hardware.

7. The method of claim 6, further comprising determining whether the final resulting mantissa of the mantissa( $a*b$ ) - the mantissa (c) equals zero, wherein the floating point hardware is utilized to make the result  
5 equal to zero when the resulting mantissa is equal to zero, further wherein the remaining parts of the calculation of  $a*b + c$  are calculated using the integer hardware when the final resulting mantissa is not equal to zero.

## ABSTRACT

METHOD AND APPARATUS FOR THE EMULATION OF  
HIGH PRECISION FLOATING POINT INSTRUCTIONS

5

A high precision floating point emulator and associated method for emulating subject program code on a target machine where the subject machine base operands possess a different precision than the target machine.


10 The high precision floating point emulator is provided for the emulation of subject program code instructions having a higher precision than that supported by the target machine architecture by utilizing intermediate calculations having values with a higher precision than

15 that supported by the target machine.


[Figure 2]

20

25



**FIG. 1**



**FIG. 2**

**THIS PAGE BLANK (USPTO)**